Return-Path: <john@cpushack.com>
Delivered-To: craig@sbc-85.com
Received: from gator4254.hostgator.com
	by gator4254.hostgator.com with LMTP
	id YFlJJYoqCWW4PAUAcizydQ
	(envelope-from <john@cpushack.com>)
	for <craig@sbc-85.com>; Mon, 18 Sep 2023 23:58:50 -0500
Return-path: <john@cpushack.com>
Envelope-to: craig@sbc-85.com
Delivery-date: Mon, 18 Sep 2023 23:58:50 -0500
Received: from mail-pl1-f174.google.com ([209.85.214.174]:48154)
	by gator4254.hostgator.com with esmtps  (TLS1.2) tls TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256
	(Exim 4.96)
	(envelope-from <john@cpushack.com>)
	id 1qiSoz-001TIY-3C
	for craig@sbc-85.com;
	Mon, 18 Sep 2023 23:58:50 -0500
Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-1c0c6d4d650so47448345ad.0
        for <craig@sbc-85.com>; Mon, 18 Sep 2023 21:58:44 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=cpushack-com.20230601.gappssmtp.com; s=20230601; t=1695099518; x=1695704318; darn=sbc-85.com;
        h=to:subject:message-id:date:from:in-reply-to:references:mime-version
         :from:to:cc:subject:date:message-id:reply-to;
        bh=2PRT1hKoimbB6A/LJ99fkxCu8oM2+OD3qFhVwpVfPYM=;
        b=NcmTRg5x6yVO+J8zww1p1uUNHdcl0ysEJfFmgEf4XqcItvMJu71gX7EZ78ypeqVz3A
         yHj/DcO+mzmrBsRwdfI6AWkWEHnnr+QacGvpBD+Xb7RUbg5R5z25PMCCyxrpPWo3NUOC
         ZMjKWqUWbaxuxwqMlgglDhpEkRozK6L2/iKn0kcWMG+teHkBJlzFSWxLV4BpjuYGsoy6
         xfvBBrB+QWbJltNyJAA4PO2+aWK8lmSsJOPznjcWsTQHOeL3XZGpKCobYCLy7E1H/RU3
         E0SVReNxKXId5zEzDOHMsVYrKE3BKxCMzKHNOXdWLxP5ztP1LD+LlG8C35XoGIEOsVtb
         eXCQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1695099518; x=1695704318;
        h=to:subject:message-id:date:from:in-reply-to:references:mime-version
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
        bh=2PRT1hKoimbB6A/LJ99fkxCu8oM2+OD3qFhVwpVfPYM=;
        b=tKAJUZUirUQYhv1seUDSPct2RW9gilzEWq9gl5ZDYkBuwc2wl8B9nRihpVrEgg+hcE
         ONWpm1zdON6n56ZH/2wCAqUWUQQP0DOKUG0FNzmO3cmscWz1k6pTN5gM4002TkZUTxqD
         eteHoljFqfWsYIXazbCTLW4PoTMXPAKXRJICu7xfp9VtnnJBQ1QbQVzXOvc4roSQwr7c
         eAzAUxInojsZYRjHjgaBWzSWmuw2H2RiZFkfvhaDe7T4DajIEfE0UliZtMoLmXaB043R
         b2VdlBB4xn7Bjlwydsj4Cm/AmNmvd/2jt1lullyQPdCwJo6Xw132PCFQH8KmgIPxGZIb
         h+YQ==
X-Gm-Message-State: AOJu0YxE9TLg37UgdG6wO/WgMvwA6ucBVT4OI4hldLYwgUl43ji4U31S
	Yn4hWjjz0lH3SbO4gtyFkhIMLdnNpuFhS3/a3RC4A4cBhNx1zh1y
X-Google-Smtp-Source: AGHT+IHkKn7FMByTbR5iQpbUgXXNF6/1KBPcHp3a9uDpd7WS6WXDulQWjBIkCAOgYU6BrqDMUGvV4wuqc6Pl1v9AfjM=
X-Received: by 2002:a17:902:ab5d:b0:1c3:758d:32de with SMTP id
 ij29-20020a170902ab5d00b001c3758d32demr11505213plb.12.1695099518248; Mon, 18
 Sep 2023 21:58:38 -0700 (PDT)
MIME-Version: 1.0
References: <CAEm70ZVdJYjSiWrgNqk=-ZV1BHQNkbJ1=DBjCYFcbRmfog=rgg@mail.gmail.com>
 <8ECBED5C-6E21-4B60-884A-896073627788@sbc-85.com>
In-Reply-To: <8ECBED5C-6E21-4B60-884A-896073627788@sbc-85.com>
From: John Culver <john@cpushack.com>
Date: Mon, 18 Sep 2023 21:58:28 -0700
Message-ID: <CAEm70ZUt_EG5SUpcYSMJJm66ORhgGSQZhS1CpzioBoXmLnocSw@mail.gmail.com>
Subject: Re: intel 2113 RAMs
To: SBC-85 <craig@sbc-85.com>
Content-Type: multipart/alternative; boundary="000000000000a5028b0605af1c9a"
X-Spam-Status: No, score=-0.5
X-Spam-Score: -4
X-Spam-Bar: /
X-Spam-Flag: NO

--000000000000a5028b0605af1c9a
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

The standard production one I have is A0L (the ES ones were A0H)

John Culver
Curator
The CPU Shack Museum
john@cpushack.com
www.cpushack.com


On Sun, Sep 17, 2023 at 11:45=E2=80=AFAM SBC-85 <craig@sbc-85.com> wrote:

> I am just rounding them up so can use either one but will stick with AOH
> since they seem to be more prevalent.  Whatever yield problem intel was
> having must have been in the low half. Have you noticed that or did I jus=
t
> accidentally start a rumor?
>
> I will take the one standard production AOH you have.
>
> On Sep 17, 2023, at 10:28 AM, John Culver <john@cpushack.com> wrote:
>
> =EF=BB=BF
> I have 2 Engineering Samples as well, but the are the opposite set up (A0=
H
> vs A0L) and kinda spendy
> John Culver
> Curator
> The CPU Shack Museum
> john@cpushack.com
> www.cpushack.com
>
>
> On Sat, Sep 16, 2023 at 3:40=E2=80=AFPM <craig@sbc-85.com> wrote:
>
>> Hi John,
>>
>>
>>
>> I need some intel 2113 SRAMs.  qty 4 to get a board populated.  I see yo=
u
>> have one listed, that is all you have available?
>>
>>
>>
>> *From:* John Culver <john@cpushack.com>
>> *Sent:* Saturday, February 4, 2023 7:30 AM
>> *To:* SBC-85 <craig@sbc-85.com>
>> *Subject:* Re: MCS-8 tester
>>
>>
>>
>> yaah, I keep some in stock if needed
>>
>> John Culver
>> Curator
>> The CPU Shack Museum
>> john@cpushack.com
>> www.cpushack.com
>>
>>
>>
>>
>>
>> On Sat, Feb 4, 2023 at 1:36 AM SBC-85 <craig@sbc-85.com> wrote:
>>
>> Yes, it would be good to have a tester. The 4289s are hard to come by
>> also unless you have a supplier.
>>
>>
>>
>> On Feb 4, 2023, at 12:10 AM, John Culver <john@cpushack.com> wrote:
>>
>> =EF=BB=BF
>>
>> It does not unfortunately, it used a 4289, which was the replacement for
>> the 4008/4009
>>
>> I dont have a good way to test them, though seems maybe be good to make
>> one
>>
>> John Culver
>> Curator
>> The CPU Shack Museum
>> john@cpushack.com
>> www.cpushack.com
>>
>>
>>
>>
>>
>> On Fri, Feb 3, 2023 at 10:41 PM SBC-85 <craig@sbc-85.com> wrote:
>>
>> Hi John,
>>
>> Can your MCS-4 tester test the 4008 and 4009? Or do you have a good way
>> to test them?
>>
>>
>>
>> Regards
>>
>>
>>
>> Craig
>>
>>
>>
>> On Sep 26, 2022, at 12:13 PM, John Culver <john@cpushack.com> wrote:
>>
>> =EF=BB=BF
>>
>> In the tester the CPU S2 output is only connected to an input pin of the
>> GAL22V10. The GAL is CMOS technology and the input has an internal pull =
up,
>> so it's not a heavy load.
>> I do not think my tester would detect this problem unfortunately
>>
>> John Culver
>> Curator
>> The CPU Shack Museum
>> john@cpushack.com
>> www.cpushack.com
>>
>>
>>
>>
>>
>> On Fri, Sep 23, 2022 at 5:07 PM <craig@sbc-85.com> wrote:
>>
>> Hi John,
>>
>>
>>
>> One of my current projects is a reproduction intellect 8 board set.  I
>> have to use my MIL MOD8 to see if my 8008 CPUs are good and I just came
>> across one that worked OK in the MIL MOD8 but is flakey in my intellect =
8.
>> It turns out the S2 output is weak so sometimes the 8008 has trouble
>> generating a T1I state and coming out of interrupt.
>>
>>
>>
>> how thoroughly does your MCS-8 board test outputs?  would it catch this
>> sort of problem with a marginal output pin?  if so, I think I need one.
>>
>>
>>
>> regards
>>
>>
>>
>> craig
>>
>>
>>
>> *From:* John Culver <john@cpushack.com>
>> *Sent:* Tuesday, July 5, 2022 9:42 AM
>> *To:* SBC-85 <craig@sbc-85.com>
>> *Subject:* Re: Bubble kits
>>
>>
>>
>> yup all good,
>>
>> Intel didnt 'make' many 2704s and I havent seen one that isnt a 2708 die=
,
>> I really doubt they MADE a separate die for one, and likely only made th=
e
>> 2704 to deal with lower then wanted yields of the 2708 die
>>
>> There wasnt a huge marker for a 4k EPROM, and not many others mae them
>> (Intersil/Harris did but in different configurations)
>>
>>
>> John Culver
>> Curator
>> The CPU Shack Museum
>> john@cpushack.com
>> www.cpushack.com
>>
>>
>>
>>
>>
>> On Tue, Jul 5, 2022 at 2:19 AM SBC-85 <craig@sbc-85.com> wrote:
>>
>> Hi John
>>
>>
>>
>> Thanks for the feedback on tindie, I hope you are having fun with the
>> bubbles
>>
>>
>>
>> Quick question.=E2=80=94Have you ever seen an intel 2704 that wasn=E2=80=
=99t actually a
>> 2708 die?  Did intel ever make a 2704 die do you think?
>>
>>
>>
>>
>>
>> Regards
>>
>>
>>
>> Craig
>>
>>
>>
>>
>>
>>
>>
>> On Jun 20, 2022, at 11:40 AM, John Culver <john@cpushack.com> wrote:
>>
>> =EF=BB=BF
>>
>> Yup came in good condition
>>
>> all 5 of them had memtech branded 7110s (was half expecting an Intel to
>> show up in one of them haha)
>>
>> The scope I have works well for analysis but I dont have a camera set up
>> for it unfortunately
>>
>> I'll have to figure out feedback on tindie lol was my first time using i=
t
>>
>> the 3870 is a neat chips, I should write something on it sometime, prett=
y
>> much a Microcontroller version of the F8, and they made a UV-EPROM based
>> one too.  the 3870 turned out to be very popular in Euro telecoms, being
>> made by Telefunken a lot (and tons by Mostek/SGS too)
>>
>> John Culver
>> Curator
>> The CPU Shack Museum
>> john@cpushack.com
>> www.cpushack.com
>>
>>
>>
>>
>>
>> On Sun, Jun 19, 2022 at 9:57 AM SBC-85 <craig@sbc-85.com> wrote:
>>
>> Hi John
>>
>> It looks like these bubble kits have been delivered. Please let me know
>> if there are any issues.  Positive feedback on tindie would be appreciat=
ed
>>
>> Regards
>>
>> Craig
>>
>> > On Jun 16, 2022, at 4:46 PM, John Culver <john@cpushack.com> wrote:
>> >
>> > =EF=BB=BFThanks!  Some are for my friends. I am a collector so like ol=
d
>> processors and related things. I run cpushack.com if ya want to check it
>> out
>> >
>> > Sent from my iPhone
>> >
>> >> On Jun 16, 2022, at 1:34 PM, SBC-85 <craig@sbc-85.com> wrote:
>> >>
>> >> =EF=BB=BFHi John, I will box these bubble kits up and take to the pos=
t office
>> tomorrow.  If I may ask, what do you plan on doing with these?  Not exac=
tly
>> a hot market for bubbles, I think my SBC-85 bubble board is the only
>> current thing that utilizes these. Since these have been sealed, I can=
=E2=80=99t
>> imagine there would be any problems with the seed bubble.
>> >>
>> >> Do you have any intel 4 bit or early 8 bit you are interested in
>> trading?  I am looking for pro-log 04/40 and 8008.
>> >>
>> >> Regards
>> >>
>> >> Craig
>>
>>

--000000000000a5028b0605af1c9a
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr">The standard production one I have is A0L (the ES ones wer=
e A0H)<div><br clear=3D"all"><div><div dir=3D"ltr" class=3D"gmail_signature=
" data-smartmail=3D"gmail_signature">John Culver<br>Curator<br>The CPU Shac=
k Museum<br><a href=3D"mailto:john@cpushack.com" target=3D"_blank">john@cpu=
shack.com</a><br><a href=3D"http://www.cpushack.com" target=3D"_blank">www.=
cpushack.com</a></div></div><br></div></div><br><div class=3D"gmail_quote">=
<div dir=3D"ltr" class=3D"gmail_attr">On Sun, Sep 17, 2023 at 11:45=E2=80=
=AFAM SBC-85 &lt;<a href=3D"mailto:craig@sbc-85.com">craig@sbc-85.com</a>&g=
t; wrote:<br></div><blockquote class=3D"gmail_quote" style=3D"margin:0px 0p=
x 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex"><div d=
ir=3D"auto"><div dir=3D"ltr"></div><div dir=3D"ltr">I am just rounding them=
 up so can use either one but will stick with AOH since they seem to be mor=
e prevalent.=C2=A0 Whatever yield problem intel was having must have been i=
n the low half. Have you noticed that or did I just accidentally start a ru=
mor?</div><div dir=3D"ltr"><br></div><div dir=3D"ltr">I will take the one s=
tandard production AOH you have.=C2=A0</div><div dir=3D"ltr"><br><blockquot=
e type=3D"cite">On Sep 17, 2023, at 10:28 AM, John Culver &lt;<a href=3D"ma=
ilto:john@cpushack.com" target=3D"_blank">john@cpushack.com</a>&gt; wrote:<=
br><br></blockquote></div><blockquote type=3D"cite"><div dir=3D"ltr">=EF=BB=
=BF<div dir=3D"ltr">I have 2 Engineering Samples as well, but the are the o=
pposite set up (A0H vs A0L) and kinda spendy<div><div><div dir=3D"ltr" clas=
s=3D"gmail_signature">John Culver<br>Curator<br>The CPU Shack Museum<br><a =
href=3D"mailto:john@cpushack.com" target=3D"_blank">john@cpushack.com</a><b=
r><a href=3D"http://www.cpushack.com" target=3D"_blank">www.cpushack.com</a=
></div></div><br></div></div><br><div class=3D"gmail_quote"><div dir=3D"ltr=
" class=3D"gmail_attr">On Sat, Sep 16, 2023 at 3:40=E2=80=AFPM &lt;<a href=
=3D"mailto:craig@sbc-85.com" target=3D"_blank">craig@sbc-85.com</a>&gt; wro=
te:<br></div><blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px =
0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex"><div><div la=
ng=3D"EN-US"><div><p class=3D"MsoNormal">Hi John,<u></u><u></u></p><p class=
=3D"MsoNormal"><u></u>=C2=A0<u></u></p><p class=3D"MsoNormal">I need some i=
ntel 2113 SRAMs.=C2=A0 qty 4 to get a board populated.=C2=A0 I see you have=
 one listed, that is all you have available?<u></u><u></u></p><p class=3D"M=
soNormal"><u></u>=C2=A0<u></u></p><div style=3D"border-right:none;border-bo=
ttom:none;border-left:none;border-top:1pt solid rgb(225,225,225);padding:3p=
t 0in 0in"><p class=3D"MsoNormal"><b>From:</b> John Culver &lt;<a href=3D"m=
ailto:john@cpushack.com" target=3D"_blank">john@cpushack.com</a>&gt; <br><b=
>Sent:</b> Saturday, February 4, 2023 7:30 AM<br><b>To:</b> SBC-85 &lt;<a h=
ref=3D"mailto:craig@sbc-85.com" target=3D"_blank">craig@sbc-85.com</a>&gt;<=
br><b>Subject:</b> Re: MCS-8 tester<u></u><u></u></p></div><p class=3D"MsoN=
ormal"><u></u>=C2=A0<u></u></p><div><p class=3D"MsoNormal">yaah, I keep som=
e in stock if needed<br clear=3D"all"><u></u><u></u></p><div><div><p class=
=3D"MsoNormal">John Culver<br>Curator<br>The CPU Shack Museum<br><a href=3D=
"mailto:john@cpushack.com" target=3D"_blank">john@cpushack.com</a><br><a hr=
ef=3D"http://www.cpushack.com" target=3D"_blank">www.cpushack.com</a><u></u=
><u></u></p></div></div><p class=3D"MsoNormal"><u></u>=C2=A0<u></u></p></di=
v><p class=3D"MsoNormal"><u></u>=C2=A0<u></u></p><div><div><p class=3D"MsoN=
ormal">On Sat, Feb 4, 2023 at 1:36 AM SBC-85 &lt;<a href=3D"mailto:craig@sb=
c-85.com" target=3D"_blank">craig@sbc-85.com</a>&gt; wrote:<u></u><u></u></=
p></div><blockquote style=3D"border-top:none;border-right:none;border-botto=
m:none;border-left:1pt solid rgb(204,204,204);padding:0in 0in 0in 6pt;margi=
n-left:4.8pt;margin-right:0in"><div><div><p class=3D"MsoNormal">Yes, it wou=
ld be good to have a tester. The 4289s are hard to come by also unless you =
have a supplier.<u></u><u></u></p></div><div><p class=3D"MsoNormal"><br><br=
><u></u><u></u></p><blockquote style=3D"margin-top:5pt;margin-bottom:5pt"><=
p class=3D"MsoNormal" style=3D"margin-bottom:12pt">On Feb 4, 2023, at 12:10=
 AM, John Culver &lt;<a href=3D"mailto:john@cpushack.com" target=3D"_blank"=
>john@cpushack.com</a>&gt; wrote:<u></u><u></u></p></blockquote></div><bloc=
kquote style=3D"margin-top:5pt;margin-bottom:5pt"><div><p class=3D"MsoNorma=
l">=EF=BB=BF<u></u><u></u></p><div><p class=3D"MsoNormal">It does not unfor=
tunately, it used a 4289, which was the replacement for the 4008/4009<u></u=
><u></u></p><div><p class=3D"MsoNormal">I dont have a good way to test them=
, though seems maybe be good to make one<br clear=3D"all"><u></u><u></u></p=
><div><div><p class=3D"MsoNormal">John Culver<br>Curator<br>The CPU Shack M=
useum<br><a href=3D"mailto:john@cpushack.com" target=3D"_blank">john@cpusha=
ck.com</a><br><a href=3D"http://www.cpushack.com" target=3D"_blank">www.cpu=
shack.com</a><u></u><u></u></p></div></div><p class=3D"MsoNormal"><u></u>=
=C2=A0<u></u></p></div></div><p class=3D"MsoNormal"><u></u>=C2=A0<u></u></p=
><div><div><p class=3D"MsoNormal">On Fri, Feb 3, 2023 at 10:41 PM SBC-85 &l=
t;<a href=3D"mailto:craig@sbc-85.com" target=3D"_blank">craig@sbc-85.com</a=
>&gt; wrote:<u></u><u></u></p></div><blockquote style=3D"border-top:none;bo=
rder-right:none;border-bottom:none;border-left:1pt solid rgb(204,204,204);p=
adding:0in 0in 0in 6pt;margin-left:4.8pt;margin-right:0in"><div><div><p cla=
ss=3D"MsoNormal">Hi John,<u></u><u></u></p></div><div><p class=3D"MsoNormal=
">Can your MCS-4 tester test the 4008 and 4009? Or do you have a good way t=
o test them?<u></u><u></u></p></div><div><p class=3D"MsoNormal"><u></u>=C2=
=A0<u></u></p></div><div><p class=3D"MsoNormal">Regards<u></u><u></u></p></=
div><div><p class=3D"MsoNormal"><u></u>=C2=A0<u></u></p></div><div><p class=
=3D"MsoNormal">Craig<u></u><u></u></p></div><div><p class=3D"MsoNormal"><br=
><br><u></u><u></u></p><blockquote style=3D"margin-top:5pt;margin-bottom:5p=
t"><p class=3D"MsoNormal" style=3D"margin-bottom:12pt">On Sep 26, 2022, at =
12:13 PM, John Culver &lt;<a href=3D"mailto:john@cpushack.com" target=3D"_b=
lank">john@cpushack.com</a>&gt; wrote:<u></u><u></u></p></blockquote></div>=
<blockquote style=3D"margin-top:5pt;margin-bottom:5pt"><div><p class=3D"Mso=
Normal">=EF=BB=BF<u></u><u></u></p><div><p class=3D"MsoNormal">In the teste=
r the CPU S2 output is only connected to an input pin of the GAL22V10. The =
GAL is CMOS technology and the input has an internal pull up, so it&#39;s n=
ot a heavy load.<br>I do not think my tester would detect this problem unfo=
rtunately<br clear=3D"all"><u></u><u></u></p><div><div><p class=3D"MsoNorma=
l">John Culver<br>Curator<br>The CPU Shack Museum<br><a href=3D"mailto:john=
@cpushack.com" target=3D"_blank">john@cpushack.com</a><br><a href=3D"http:/=
/www.cpushack.com" target=3D"_blank">www.cpushack.com</a><u></u><u></u></p>=
</div></div><p class=3D"MsoNormal"><u></u>=C2=A0<u></u></p></div><p class=
=3D"MsoNormal"><u></u>=C2=A0<u></u></p><div><div><p class=3D"MsoNormal">On =
Fri, Sep 23, 2022 at 5:07 PM &lt;<a href=3D"mailto:craig@sbc-85.com" target=
=3D"_blank">craig@sbc-85.com</a>&gt; wrote:<u></u><u></u></p></div><blockqu=
ote style=3D"border-top:none;border-right:none;border-bottom:none;border-le=
ft:1pt solid rgb(204,204,204);padding:0in 0in 0in 6pt;margin-left:4.8pt;mar=
gin-right:0in"><div><div><div><p class=3D"MsoNormal">Hi John,<u></u><u></u>=
</p><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p><p class=3D"MsoNormal">O=
ne of my current projects is a reproduction intellect 8 board set.=C2=A0 I =
have to use my MIL MOD8 to see if my 8008 CPUs are good and I just came acr=
oss one that worked OK in the MIL MOD8 but is flakey in my intellect 8.=C2=
=A0 It turns out the S2 output is weak so sometimes the 8008 has trouble ge=
nerating a T1I state and coming out of interrupt.<u></u><u></u></p><p class=
=3D"MsoNormal">=C2=A0<u></u><u></u></p><p class=3D"MsoNormal">how thoroughl=
y does your MCS-8 board test outputs?=C2=A0 would it catch this sort of pro=
blem with a marginal output pin?=C2=A0 if so, I think I need one.<u></u><u>=
</u></p><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p><p class=3D"MsoNorma=
l">regards<u></u><u></u></p><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p>=
<p class=3D"MsoNormal">craig<u></u><u></u></p><p class=3D"MsoNormal">=C2=A0=
<u></u><u></u></p><div style=3D"border-right:none;border-bottom:none;border=
-left:none;border-top:1pt solid rgb(225,225,225);padding:3pt 0in 0in"><p cl=
ass=3D"MsoNormal"><b>From:</b> John Culver &lt;<a href=3D"mailto:john@cpush=
ack.com" target=3D"_blank">john@cpushack.com</a>&gt; <br><b>Sent:</b> Tuesd=
ay, July 5, 2022 9:42 AM<br><b>To:</b> SBC-85 &lt;<a href=3D"mailto:craig@s=
bc-85.com" target=3D"_blank">craig@sbc-85.com</a>&gt;<br><b>Subject:</b> Re=
: Bubble kits<u></u><u></u></p></div><p class=3D"MsoNormal">=C2=A0<u></u><u=
></u></p><div><p class=3D"MsoNormal">yup all good,<u></u><u></u></p><div><p=
 class=3D"MsoNormal">Intel didnt=C2=A0&#39;make&#39; many 2704s and I haven=
t seen one that isnt a 2708 die, I really doubt they MADE a separate die fo=
r one, and likely only made the 2704 to deal with lower then wanted yields =
of the 2708 die<u></u><u></u></p></div><div><p class=3D"MsoNormal">There wa=
snt a huge marker for a 4k EPROM, and not many others mae them (Intersil/Ha=
rris did but in different configurations)<u></u><u></u></p></div><div><p cl=
ass=3D"MsoNormal"><br clear=3D"all"><u></u><u></u></p><div><div><p class=3D=
"MsoNormal">John Culver<br>Curator<br>The CPU Shack Museum<br><a href=3D"ma=
ilto:john@cpushack.com" target=3D"_blank">john@cpushack.com</a><br><a href=
=3D"http://www.cpushack.com" target=3D"_blank">www.cpushack.com</a><u></u><=
u></u></p></div></div><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p></div>=
</div><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p><div><div><p class=3D"=
MsoNormal">On Tue, Jul 5, 2022 at 2:19 AM SBC-85 &lt;<a href=3D"mailto:crai=
g@sbc-85.com" target=3D"_blank">craig@sbc-85.com</a>&gt; wrote:<u></u><u></=
u></p></div><blockquote style=3D"border-top:none;border-right:none;border-b=
ottom:none;border-left:1pt solid rgb(204,204,204);padding:0in 0in 0in 6pt;m=
argin:5pt 0in 5pt 4.8pt"><div><div><p class=3D"MsoNormal">Hi John<u></u><u>=
</u></p></div><div><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p></div><di=
v><p class=3D"MsoNormal">Thanks for the feedback on tindie, I hope you are =
having fun with the bubbles<u></u><u></u></p></div><div><p class=3D"MsoNorm=
al">=C2=A0<u></u><u></u></p></div><div><p class=3D"MsoNormal">Quick questio=
n.=E2=80=94Have you ever seen an intel 2704 that wasn=E2=80=99t actually a =
2708 die?=C2=A0 Did intel ever make a 2704 die do you think?<u></u><u></u><=
/p></div><div><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p></div><div><p =
class=3D"MsoNormal">=C2=A0<u></u><u></u></p></div><div><p class=3D"MsoNorma=
l">Regards<u></u><u></u></p></div><div><p class=3D"MsoNormal">=C2=A0<u></u>=
<u></u></p></div><div><p class=3D"MsoNormal">Craig<u></u><u></u></p></div><=
div><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p></div><div><p class=3D"M=
soNormal">=C2=A0<u></u><u></u></p></div><div><p class=3D"MsoNormal" style=
=3D"margin-bottom:12pt"><u></u>=C2=A0<u></u></p><blockquote style=3D"margin=
-top:5pt;margin-bottom:5pt"><p class=3D"MsoNormal" style=3D"margin-bottom:1=
2pt">On Jun 20, 2022, at 11:40 AM, John Culver &lt;<a href=3D"mailto:john@c=
pushack.com" target=3D"_blank">john@cpushack.com</a>&gt; wrote:<u></u><u></=
u></p></blockquote></div><blockquote style=3D"margin-top:5pt;margin-bottom:=
5pt"><div><p class=3D"MsoNormal">=EF=BB=BF<u></u><u></u></p><div><p class=
=3D"MsoNormal">Yup came in good condition<u></u><u></u></p><div><p class=3D=
"MsoNormal">all 5 of them had memtech branded 7110s (was half expecting an =
Intel to show up in one of them haha)<u></u><u></u></p></div><div><p class=
=3D"MsoNormal">The scope I have works well for analysis but I dont have a c=
amera set up for it unfortunately<u></u><u></u></p></div><div><p class=3D"M=
soNormal">I&#39;ll have to figure out feedback on tindie lol was my first t=
ime using it<u></u><u></u></p></div><div><p class=3D"MsoNormal">the 3870 is=
 a neat chips, I should write something on it sometime, pretty much a Micro=
controller version of the F8, and they made a UV-EPROM based one too.=C2=A0=
 the 3870 turned out to be very popular in Euro telecoms, being made by Tel=
efunken a lot (and tons by Mostek/SGS too)<br clear=3D"all"><u></u><u></u><=
/p><div><div><p class=3D"MsoNormal">John Culver<br>Curator<br>The CPU Shack=
 Museum<br><a href=3D"mailto:john@cpushack.com" target=3D"_blank">john@cpus=
hack.com</a><br><a href=3D"http://www.cpushack.com" target=3D"_blank">www.c=
pushack.com</a><u></u><u></u></p></div></div><p class=3D"MsoNormal">=C2=A0<=
u></u><u></u></p></div></div><p class=3D"MsoNormal">=C2=A0<u></u><u></u></p=
><div><div><p class=3D"MsoNormal">On Sun, Jun 19, 2022 at 9:57 AM SBC-85 &l=
t;<a href=3D"mailto:craig@sbc-85.com" target=3D"_blank">craig@sbc-85.com</a=
>&gt; wrote:<u></u><u></u></p></div><blockquote style=3D"border-top:none;bo=
rder-right:none;border-bottom:none;border-left:1pt solid rgb(204,204,204);p=
adding:0in 0in 0in 6pt;margin:5pt 0in 5pt 4.8pt"><p class=3D"MsoNormal" sty=
le=3D"margin-bottom:12pt">Hi John<br><br>It looks like these bubble kits ha=
ve been delivered. Please let me know if there are any issues.=C2=A0 Positi=
ve feedback on tindie would be appreciated <br><br>Regards<br><br>Craig<br>=
<br>&gt; On Jun 16, 2022, at 4:46 PM, John Culver &lt;<a href=3D"mailto:joh=
n@cpushack.com" target=3D"_blank">john@cpushack.com</a>&gt; wrote:<br>&gt; =
<br>&gt; =EF=BB=BFThanks!=C2=A0 Some are for my friends. I am a collector s=
o like old processors and related things. I run <a href=3D"http://cpushack.=
com" target=3D"_blank">cpushack.com</a> if ya want to check it out <br>&gt;=
 <br>&gt; Sent from my iPhone<br>&gt; <br>&gt;&gt; On Jun 16, 2022, at 1:34=
 PM, SBC-85 &lt;<a href=3D"mailto:craig@sbc-85.com" target=3D"_blank">craig=
@sbc-85.com</a>&gt; wrote:<br>&gt;&gt; <br>&gt;&gt; =EF=BB=BFHi John, I wil=
l box these bubble kits up and take to the post office tomorrow.=C2=A0 If I=
 may ask, what do you plan on doing with these?=C2=A0 Not exactly a hot mar=
ket for bubbles, I think my SBC-85 bubble board is the only current thing t=
hat utilizes these. Since these have been sealed, I can=E2=80=99t imagine t=
here would be any problems with the seed bubble.<br>&gt;&gt; <br>&gt;&gt; D=
o you have any intel 4 bit or early 8 bit you are interested in trading?=C2=
=A0 I am looking for pro-log 04/40 and 8008.=C2=A0 <br>&gt;&gt; <br>&gt;&gt=
; Regards<br>&gt;&gt; <br>&gt;&gt; Craig<u></u><u></u></p></blockquote></di=
v></div></blockquote></div></blockquote></div></div></div></div></blockquot=
e></div></div></blockquote></div></blockquote></div></div></blockquote></di=
v></blockquote></div></div></div></div></blockquote></div>
</div></blockquote></div></blockquote></div>

--000000000000a5028b0605af1c9a--
